(12) INTERNATIONA PLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT) (19) World Intellectual Property

Organization
International Bureau



- 1 CONTROL O CONTROL CONTROL

(43) International Publication Date 27 May 2004 (27.05.2004)

PCT

(10) International Publication Number WO 2004/044646 A1

(51) International Patent Classification⁷:

G02F 1/136

(21) International Application Number:

PCT/KR2003/000415

(22) International Filing Date: 4 March 2003 (04.03.2003)

(25) Filing Language:

Korean

(26) Publication Language:

English

(30) Priority Data: 10-2002-0070707

14 November 2002 (14.11.2002) KR


- (71) Applicant (for all designated States except US): SAM-SUNG ELECTRONICS CO., LTD. [KR/KR]; 416, Maetan-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do 442-742 (KR).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): HONG, Mun-Pyo [KR/KR]; Hansolmaeul Cheonggu Apt. 112-205, Jeongja-dong, Bundang-ku, Seongnam-city, Kyungki-do


463-914 (KR). LEE, Yong-Uk [KR/KR]; Yaksu Apt. 309, Jung-dong, Jungwon-ku, Seongnam-city, Kyungki-do 462-170 (KR). KIM, Bo-Sung [KR/KR]; Songhyeon Villa 301, Bongcheon 6-dong, Kwanak-ku, Seoul 151-810 (KR).


- (74) Agent: YOU ME PATENT & LAW FIRM; Teheran Bldg., 825-33, Yoksam-dong, Kangnam-ku, Seoul 135-080 (KR).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: THIN FILM TRANSISTOR ARRAY PANEL AND METHOD MANUFACTURING THEREOF







(57) Abstract: A thin film transistor array panel according to the present invention includes: an insulating substrate; a gate wire formed on the insulating substrate and including a plurality of gate portions and a gate connection connecting the gate portions; a data wire insulated from the gate wire and intersecting the date wire; a thin film transistor connected to the gate wire and the data wire; and a pixel electrode connected to the thin film transitor.

O 2004/044646 A1 ||||||||||



Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

WO 2004/044646

5

10

15

20

25

THIN FILM TRANSISTOR ARRAY PANEL AND METHOD MANUFACTURING THEREOF

BACKGROUND OF THE INVENTION

(a) Field of the Invention

The present invention relates to a thin film transistor array panel and a manufacturing method thereof.

(b) Description of the Related Art

A thin film transistor (TFT) array panel is widely unused in various display devices such as a notebook computer, a monitor, a television set, a mobile phone, etc. A thinner, lighter, cheaper, and strong flexible panel is required. The flexible panel may include a flexible substrate on which TFTs are formed.

A flexible substrate includes a plastic substrate having high heat-resistance, high transmittance, and low contractibility, an extremely thin glass substrate which is hardly broken and easily bent, or a hybrid thereof.

However, a flexible substrate is apt to be curved by stress when it experiences chemical vapor deposition (CVD) or sputtering of a silicon or metal thin film.

The stress exerted on a substrate, which is generated by deposition of a gate wire, a data wire, or an amorphous silicon layer, etc., may be released when they are patterned by photo-etching. However, the stress in a direction along the length of the gate wire or the data wire is not easily released. In addition, since only a small portion of an entire area of a gate insulating layer and a passivation layer experience etching, the stress maintains until the termination of a process to cause curve of the substrate.

The curvature of the substrate causes problems or impossibility in misalignment in following photolithography processes and in incomplete evacuation in following coating processes. In addition, there is a problem that the curved or crookedly display panel lowers the value of the products.

10

15

20

25

30




SUMMARY OF THE INVENTION

In order to overcome the above-described problems, the present invention provides a thin film transistor array panel and a manufacturing method thereof divides a gate wire, a data wire, a passivation layer, and a gate insulating layer into a plurality of patterns such that the stress exerted on the substrate is minimized.

In order to achieve the solution, a thin film transistor array panel according to the present invention includes: an insulating substrate; a gate wire formed on the insulating substrate and including a plurality of gate portions and a gate connection connecting the gate portions; a data wire insulated from the gate wire and intersecting the data wire; a thin film transistor connected to the gate wire and the data wire; and a pixel electrode connected to the thin film transistor. The data wire includes a plurality of data portions and a data connection connecting the data portions.

The thin film transistor array panel may further include a gate insulating layer insulting the gate wire and the data wire and including a plurality of portions and a passivation layer covering the thin film transistors and including a plurality of portions.

A thin film transistor array panel according to another embodiment of the present invention includes: an insulating substrate; a gate wire formed on the insulating substrate; a gate insulating layer formed on the gate wire and including first and second contact holes; a semiconductor layer formed on a predetermined area of the gate insulating layer; an ohmic contact layer formed on the semiconductor layer and having a shape substantially the same as the semiconductor layer except for a predetermined area of the semiconductor layer; a data wire insulated from the gate wire, intersecting the gate wire, and overlapping the ohmic contact layer at least in part; a passivation layer formed on the data wire and having a third contact hole exposing the data wire; a pixel electrode formed on the passivation layer and connected to the data wire through the third contact hole, wherein the gate wire includes first and second gate wire portions and a gate connection formed on the same layer as the data wire, and



10

15

20

25

30




the first and the second gate wire portions are connected to the gate connection through the first contact holes.

The data wire preferably includes first and second data wire portions and a data connection formed on the same layer as the gate wire, and the first and the second data wire portions are connected to the data connection through the second contact holes.

The first and the second gate wire portion may include a gate line extending in a direction and a gate electrode, which is a portion of the gate line, and the first gate wire portion further comprises a gate pad provided at an end of the gate line. The first and the second data wire portion may include a data line extending in a direction, a source electrode, which is a portion of the data line and overlaps the ohmic contact layer in part, and a drain electrode located opposite the source electrode and overlapping the ohmic contact layer in part, and the first data wire portion further comprises a data pad provided at an end of the data line.

The gate wire and the data wire intersect to define a pixel area, and portions of at least one of the gate insulating layer and the passivation layer in the pixel electrode are removed. The gate insulating layer and the passivation layer are preferably divided into a plurality of portions by an opening extending parallel to the gate wire, and the opening is preferably located between adjacent gate lines and connected to the predetermined area of the pixel area.

A method of manufacturing a thin film transistor array panel includes: forming first and second gate wire and a data connection on an insulating substrate; forming a gate insulating layer on the substrate; a semiconductor layer and an ohmic contact layer pattern on the gate insulating layer partly overlapping the gate wire; forming first and second contact holes in the gate insulating layer; forming a gate connection connected to the first and the second gate wires through the first contact holes and first and second data wires partly overlapping the ohmic contact layer pattern connected to the data connection through the second contact holes on the substrate; forming an ohmic contact layer by etching the ohmic contact layer pattern by using the data wire as a mask;



25

30



forming a passivation layer having a third contact hole on the substrate; and forming a pixel electrode connected to the data wire through the third contact hole on the passivation layer.

The formation of the first and the second contact holes includes formation of an opening for separating the gate insulating layer in the gate insulating layer.

The formation of the passivation layer includes formation of an opening for separating the passivation layer in the passivation layer.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1A is a layout view of a TFT array panel according to a first 10 embodiment of the present invention;

Figs. 1B and 1C are sectional views of the TFT array panel shown in Fig. 1A taken along the lines Ib-Ib' and Ic-Ic'.

Figs. 2A-5C are layout views sequentially illustrating a method of manufacturing a TFT array panel according to an embodiment of the present invention:

Figs. 2B and 2C to Figs. 5B to 5C are sectional views taken along the section lines shown in Figs. 2A to 5A;

Figs. 6-9 are layout views of TFT array panels according to second to 20 fifth embodiments of the present invention.

* Description of Reference Numerals in the Drawings *

110: insulating substrate 120, 121, 123, 125: gate wire

141, 142, 143: first to third contact holes

170, 171, 173, 175, 179: data wire

140: gate insulating layer


180: passivation layer

181, 182, 183: fourth to sixth contact holes

O1, O2: opening

DETAILED DESCRITPION OF THE PREFERRED EMBODIMENTS

The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. The present invention may, however, be embodied in



10

15

20

25



many different forms and should not be construed as limited to the embodiments set forth herein.

In the drawings, the thickness of layers, films and regions are exaggerated for clarity. Like numerals refer to like elements throughout. It will be understood that when an element such as a layer, film, region or substrate is referred to as being "on" another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being "directly on" another element, there are no intervening elements present.

Now, TFT array panels according to embodiments of the present invention will be described with reference to the accompanying drawings.


First to Fifth Embodiment

Fig. 1A is a layout view of a TFT array panel according to a first embodiment of the present invention, and Figs. 1B and 1C are sectional views of the TFT array panel shown in Fig. 1A taken along the lines Ib-Ib' and Ic-Ic'.

As shown in Figs. 1A to 1C, portions 121a, 121b, 123 and 125 of a gate wire and a data connection 170 are formed on a transparent insulating substrate 110.

The gate wire 120, 121, 123 and 125 includes a plurality of gate lines 121, a plurality of gate electrodes 123, a plurality of gate pads 125, and a plurality of gate connections 120. The gate lines 121 extend substantially in a transverse direction and have a plurality of singularities. The gate electrodes 123 are connected to the gate lines 121, and the gate pads 125 are provided at one ends of the gate lines 121 and receive gate signals to transmit the gate lines 121.

Each gate line 121 includes a first gate line portion 121a provided with the gate pad 125 and a plurality of second gate line portions 121b without the gate pads 125. The number of the first gate line portion 121a is one, while the number of the second gate line portions 121b is several, and they are separated apart from each other by a predetermined distance.



10

15

20

25

30



The gate connections 120 are formed on the same layer as data pads 179, which will be described layer, and connected to the disconnected portions of the gate lines 121 through first contact holes 141 to electrically connect them.


The data connections 170 extend perpendicular to the gate lines 121 and they are separated from the gate lines 121 by a predetermined distance.

A gate insulating layer 140 is entirely formed on the substrate including the portions 121, 123 and 125 of the gate wire and the data connections 170. The gate insulating layer 140 has a plurality of first contact holes 141 exposing portions of the first gate line portions 121a and the second gate line portions 121b, a plurality of second contact holes 142 exposing the data connections 170, and a plurality of third contact holes 143 exposing the gate pads 125.

The contact holes are formed as shown in Fig. 1A, or, as shown in Fig. 6, they are smaller than underlying metal wire (in a second embodiment). However, the metal wire has a dual-layered structure including Cr/Al and overetching of Al due to different etching ratios for Al and Cr may cause undercut. Accordingly, it is preferable that the contact holes are larger than the metal wire as in the first embodiment.

The gate insulating layer 140 has a plurality of sets of first and second openings O1 and O2 separating the gate insulating into upper and lower portions. In detail, the first openings O1 are formed by removing portions of the gate insulating layer 140 in pixel areas defined by the gate wire 120, 121, 123 and 125 and a data wire 170, 171, 173, 175 and 179), which will be described later, and the second openings O2 are located between the adjacent gate lines 121 and extend parallel to the gate lines 121 to separate the gate insulating layer 140 into a plurality of separated upper and lower portions. The second openings O2 are connected between the first openings O1.

The first openings O1 has various shapes of the removed areas depending upon the stress exerted on the substrate 110 as shown in Figs. 7 and 8 (in third and fourth embodiments). Any shapes of the removed areas are allowable.



15

20

25

30




A semiconductor layer 154 preferably made of amorphous silicon is formed on the gate insulting layer 140 opposite the gate electrodes 123, and an ohmic contact layer 163 and 165 preferably made of amorphous silicon heavily doped with impurity is formed thereon. The ohmic contact layer 163 and 165 includes a plurality of pairs of a drain contact 165 and a source contact 163, and it has the same planar shape as the semiconductor layer 154 except for predetermined portions of the semiconductor layer 154. The predetermined portions include channel portions between source electrodes 173 and drain electrodes 175.

A plurality of portions 171, 173, 175 and 179 of a data wire and a plurality of gate connections 120 are formed on the ohmic contact layer 163 and 165 and the gate insulating layer 140.

The data wire 170, 171, 173, 175 and 179 include a plurality of data lines 171, a plurality of source electrodes 173, a plurality of data pads 179, and a plurality of data connections 170. The data lines 171 have a plurality of singularities and extend perpendicular to the gate lines 121 to define a plurality of pixel areas. The source electrodes 173 are branched from the data lines 171 and partly overlap the source contacts 163, and the drain electrodes 175 are located opposite the source electrodes 173 with respect to the channel areas and partly overlap the drain contacts 165. The data pads 179 are connected to one ends of the data lines 171 and supplied data signals from an external device.

In addition, each data line 171 includes a first data line portion 171a provided with the data pads 179 and a plurality of second data line portions 171b without the data pads 179. The number of the first data line portion 171a is one, while the number of the second data line portions 171b is several, and they are separated apart from each other by a predetermined distance.

The data connections 170 are disposed on the same layer as the gate wire 121, 123 and 125 and connected to the data lines 171 through second contact holes 142.



10

15

20

25

30



A passivation layer 180 is formed on the data wire 171, 173, 175 and 179 and the gate connections 120. The passivation layer 180 is provided with forth to sixth contact holes 181-183. The fourth contact holes 181 expose the drain electrodes 175, the fifth contact holes 182 expose the gate pads 125, and the sixth contact holes 183 expose the data pads 179.


A plurality of pixel electrodes 190, a plurality of subsidiary gate pads 95, and a plurality of subsidiary data pads 97 are formed on the passivation layer 180. The pixel electrodes 190 are connected to the drain electrodes 175 through the fourth contact holes 181, the subsidiary gate pads 95 are connected to the gate pads 125 through the fifth contact holes 182, and the subsidiary data pads 97 are connected to the data pads 179 through the sixth contact holes 183.

The subsidiary gate pads 95 and the subsidiary data pads 97 are provided for compensating the adhesiveness with external devices and for protecting the pads 125 and 179 and their adoption is not indispensable but optional.

Predetermined portions of the passivation layer 180 may be removed like the gate insulating layer 140 (in a fifth embodiment). Fig. 9 is a layout view of a TFT array panel where predetermined portions of the gate insulating layer 140 and the passivation layer 180 are removed. As shown in the figure, a plurality of openings O3 in the pixel areas and a plurality of openings O4 extending parallel to the gate lines 121 are provided to further reduce the stress exerted on the substrate such that they separate the passivation layer 180 into upper and lower portions.

In this way, since predetermined intermediate portions of the gate wire 120, 121, 123 and 125 and the data wire 170, 171, 173, 175 and 179 are removed to separate the gate wire 120, 121, 123 and 125 and the data wire 170, 171, 173, 175 and 179 into a plurality of portions, the stress exerted along the length of the gate lines and the data lines are reduced.

In addition, although the gate insulating layer and the passivation in the conventional art covers entire surface of the substrate to severely exert the stress



10

15

20

25

30



on the substrate, the present invention removes portions of those layers to reduce the stress, thereby decreasing the bend of the substrate.

A method of manufacturing the above-described TFT array panel is described with reference to Figs. 2A-5C.

Figs. 2A-5C are layout views sequentially illustrating a method of manufacturing a TFT array panel according to an embodiment of the present invention, and Figs. 2B and 2C to Figs. 5B to 5C are sectional views taken along the section lines shown in Figs. 2A to 5A.

First, as shown in Figs. 2A-2C, a metal layer is formed on a transparent insulating substrate 110 and patterned by photo-etching to form portions of a gate wire 121, 123 and 125 and a plurality of data connections 170.

Referring to Figs. 3A-3C, a gate insulating layer 140, an amorphous silicon layer without doping, and a doped amorphous silicon layer heavily doped with impurity are formed on the gate wire 121, 123 and 125 and the amorphous silicon layer and the doped amorphous silicon layer are photo-etched to form a semiconductor layer 154 and an ohmic contact layer pattern 160A directly on the gate insulating layer 140 opposite the gate electrodes 123.

Referring to Figs. 4A-4C, the gate insulating layer 140 is patterned to form first to third contact holes 141, 142 and 143. Simultaneously, portions of the gate insulating layer 140 in pixel areas and portions of the gate insulating layer 140 extending parallel to the gate wire 121, 123 and 125 are removed to form a plurality of first and second openings O1 and O2.

Third contact holes 143 may be formed when contact holes are formed in a passivation layer. However, since both the passivation layer and the gate insulating layer 140 may be removed, the contact holes in the passivation layer may be overetched to form undercut under the contact holes. Accordingly, it is preferable that the third contact holes 143 are formed along with the first and the second contact holes 141 and 142.

Referring to Figs. 5A-5C, a metal layer is formed on the substrate provided with the ohmic contact layer pattern 160A, and patterned by

10

15

20

25

30



photo-etching to form a data wire 171, 173, 175 and 179 and the gate connections 120.

Next, portions of the ohmic contact layer pattern 160A disposed between the source electrodes 173 and the drain electrodes 175 are removed using the data wire 171, 173, 175 and 179 as a mask to expose portions of the semiconductor layer 154.

Finally, a passivation layer 180 is formed entirely on the substrate provided with the data wire 171, 173, 175 and 179 and the gate connections. The passivation layer 180 is patterned to form a plurality of fourth to sixth contact holes 181-183. The fourth contact holes 181 expose the drain electrodes 175, the fifth contact holes 182 expose the third contact holes 143, and the sixth contact holes 183 expose the data pads 179.

In addition, a transparent metal layer is formed on the passivation layer 180 and patterned to form a plurality of pixel electrodes 190, a plurality of subsidiary gate pads 95, and a plurality of subsidiary data pads 97. The pixel electrodes 190 are connected to the drain electrodes 175 through the fourth contact holes 181, the subsidiary gate pads 95 are connected to the gate pads 125 through the fifth contact holes 182, and the subsidiary data pads 97 are connected to the data pads 179 through the sixth contact holes 183. (See Figs. 1A-1C).

While the present invention has been described in detail with reference to the preferred embodiments, those skilled in the art will appreciate that various modifications and substitutions can be made thereto without departing from the spirit and scope of the present invention as set forth in the appended claims.

As described above, since portions of the gate wire and the data wire are removed to separate the wires into a plurality of portions, the stress exerted along the length of the wires are reduced.

In addition, the layers such as the gate insulating layer and the passivation layer formed on entire area of the substrate are partly removed to further reduce the stress on the substrate. Accordingly, the bend of the substrate is minimized to secure high quality of the TFT array panel.

25



WHAT IS CLAIMED IS:

1. A thin film transistor array panel comprising: an insulating substrate;

- a gate wire formed on the insulating substrate and including a plurality

 of gate portions and a gate connection connecting the gate portions;
 - a data wire insulated from the gate wire and intersecting the data wire;
 - a thin film transistor connected to the gate wire and the data wire; and
 - a pixel electrode connected to the thin film transistor.
- The thin film transistor array panel of claim 1, wherein the data
 wire comprises a plurality of data portions and a data connection connecting the data portions.
 - 3. The thin film transistor array panel of claim 1, further comprising a gate insulating layer insulting the gate wire and the data wire and including a plurality of portions.
- 15 4. The thin film transistor array panel of claim 1, further comprising a passivation layer covering the thin film transistors and including a plurality of portions.
 - 5. The thin film transistor array panel of claim 1, wherein the gate connection is disposed on the same layer as the data portions, and connected to the gate portions through first contact holes provided at the gate insulating layer.
 - 6. The thin film transistor array panel of claim 2, wherein the data connection is disposed on the same layer as the gate portions, and connected to the data portions through second contact holes provided at the gate insulating layer.
 - 7. A thin film transistor array panel comprising: an insulating substrate;
 - a gate wire formed on the insulating substrate;
 - a gate insulating layer formed on the gate wire and including first and second contact holes;
- 30 a semiconductor layer formed on a predetermined area of the gate . insulating layer;



10

15

20

25

30



an ohmic contact layer formed on the semiconductor layer and having a shape substantially the same as the semiconductor layer except for a predetermined area of the semiconductor layer;


a data wire insulated from the gate wire, intersecting the gate wire, and overlapping the ohmic contact layer at least in part;

a passivation layer formed on the data wire and having a third contact hole exposing the data wire;

a pixel electrode formed on the passivation layer and connected to the data wire through the third contact hole,

wherein the gate wire includes first and second gate wire portions and a gate connection formed on the same layer as the data wire, and the first and the second gate wire portions are connected to the gate connection through the first contact holes.

- 8. The thin film transistor array panel of claim 7, wherein the data wire includes first and second data wire portions and a data connection formed on the same layer as the gate wire, and the first and the second data wire portions are connected to the data connection through the second contact holes.
- 9. The thin film transistor array panel of claim 7, wherein the first and the second gate wire portion comprise a gate line extending in a direction and a gate electrode, which is a portion of the gate line, and the first gate wire portion further comprises a gate pad provided at an end of the gate line.
- 10. The thin film transistor array panel of claim 7, wherein the gate wire and the data wire intersect to define a pixel area, and portions of at least one of the gate insulating layer and the passivation layer in the pixel electrode is removed.
- 11. The thin film transistor array panel of claim 8, wherein the first and the second data wire portion comprise a data line extending in a direction, a source electrode, which is a portion of the data line and overlaps the ohmic contact layer in part, and a drain electrode located opposite the source electrode and overlapping the ohmic contact layer in part, and the first data wire portion further comprises a data pad provided at an end of the data line.



10

15

20

25



- 12. The thin film transistor array panel of claim 10, wherein at least one of the gate insulating layer and the passivation layer is divided into a plurality of portions by an opening extending parallel to the gate wire, and the opening is located between adjacent gate lines and connected to the predetermined area of the pixel area.
- 13. A method of manufacturing a thin film transistor array panel, the method comprising:

forming first and second gate wire and a data connection on an insulating substrate;

forming a gate insulating layer on the substrate;

a semiconductor layer and an ohmic contact layer pattern on the gate insulating layer partly overlapping the gate wire;

forming first and second contact holes in the gate insulating layer;

forming a gate connection connected to the first and the second gate wires through the first contact holes and first and second data wires partly overlapping the ohmic contact layer pattern connected to the data connection through the second contact holes on the substrate;

forming an ohmic contact layer by etching the ohmic contact layer pattern by using the data wire as a mask;

forming a passivation layer having a third contact hole on the substrate; and

forming a pixel electrode connected to the data wire through the third contact hole on the passivation layer.

- 14. The method of claim 14, wherein the formation of the first and the second contact holes includes formation of an opening for separating the gate insulating layer in the gate insulating layer.
 - 15. The method of claim 13, wherein the formation of the passivation layer includes formation of an opening for separating the passivation layer in the passivation layer.

Fig. 1A




Fig. 1B




Fig. 1C




Fig. 2A




Fig. 2B




Fig. 2C




Fig. 3A




Fig. 3B




Fig. 3C




Fig. 4A




Fig. 4B




Fig. 4C




Fig. 5A




Fig. 5B




Fig. 5C




Fig. 6





Fig. 7



!

Fig. 8





Fig. 9





International application No.
PCT/KR03/00415

CLASSIFICATION OF SUBJECT MATTER IPC7 G02F 1/136 According to International Patent Classification (IPC) or to both national classification and IPC FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC7 GO2F Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched KR, JP: as above Electronic data base consulted during the intertnational search (name of data base and, where practicable, search terms used) PAJ "gate" "data" "thin film transistor array panel" "method" " manufacture" C. DOCUMENTS CONSIDERED TO BE RELEVANT Relevant to claim No. Citation of document, with indication, where appropriate, of the relevant passages Category* 1-15 KR 2002-7037 A(Samsung electronics Co.Ltd.) 26.Jan.2002 Α see whole document 1-15 KR 2000-73727 A(Samsung electronics Co.Ltd.) 05. Dec.2000 see whole document 1-15 KR 213191 B1(Samsung electronics Co.Ltd.) 02.Aug.1999 Α see whole document 1-15 JP 03-148636 A(Toshiba Corp) 25.Jan.1991 A see whole document 1-15 US 6,335,211 B1((Samsung electronics Co.Ltd.) 26.Jan. 2002 Α see whole document See patent family annex. Further documents are listed in the continuation of Box C. later document published after the international filing date or priority Special categories of cited documents: date and not in conflict with the application but cited to understand "A" document defining the general state of the art which is not considered to be of particular relevance the principle or theory underlying the invention earlier application or patent but published on or after the international "X" document of particular relevance; the claimed invention cannot be "E" considered novel or cannot be considered to involve an inventive filing date document which may throw doubts on priority claim(s) or which is step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be cited to establish the publication date of citation or other considered to involve an inventive step when the document is special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other combined with one or more other such documents, such combination being obvious to a person skilled in the art document published prior to the international filing date but later "&" document member of the same patent family than the priority date claimed Date of mailing of the international search report Date of the actual completion of the international search 19 AUGUST 2003 (19.08.2003) 19 AUGUST 2003 (19.08.2003) Authorized officer Name and mailing address of the ISA/KR Korean Intellectual Property Office 920 Dunsan-dong, Sco-gu, Daejeon 302-701, LIM, Dong Jai Republic of Korea

Telephone No. 82-42-481-5759

Facsimile No. 82-42-472-7140



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.
PCT/KR03/00415

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
KR 2002-7037 A	26-01-2002	None	
KR 2000-73727 A	05-12-2000	None	
KR 213191 B1	02-08-1999	None	
JP 03-148636 A	25-06-1991	None	
US 6,335,211 B1	26-01-2002	US 5,821,133 A US 5,990,986 A	13-10-1998 23-11-1999